// link: https://hdlbits.01xz.net/wiki/Exams/m2014_q4e
module top_module (
    input in1,
    input in2,
    output out);
    assign out=~(in1|in2); // a nor gate is equal to a "not or gate"
endmodule
